PI6C49S1510B

High-Performance Differential Fanout Buffer

Features

- 10 Differential Outputs with Two Banks
- User Configurable Output Signaling Standard for Each Bank:
  - LVDS or LVPECL or HCSL
- LVCMOS Reference Output up to 200MHz
- Up to 1.5GHz Output Frequency for Differential Outputs
- Ultra-Low Additive Phase Jitter:
  - <0.02ps (typ) (Differential 156.25MHz, 12KHz to 20MHz Integration Range)
  - <0.01ps (typ) (Differential 156.25MHz, 10kHz to 1MHz Integration Range)
- Selectable Reference Inputs Support Either Single-Ended or Differential or Xtal
- Low Skew Between Outputs within Banks (<40ps)
- Low Delay from Input to Output (Tpd typ. <0.9ns)
- Separate Input Output Supply Voltage for Level Shifting
- 2.5V/3.3V Power Supply
- Industrial Temperature Support
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/104/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative.
  https://www.diodes.com/quality/product-definitions/
- Packaging (Pb-free & Green):
  - 48-Pin, TQFN (ZD)

Applications

- Networking Systems Including Switches and Routers
- High-Frequency Backplane Based Computing and Telecom Platforms

Description

The DIODES™ PI6C49S1510B is a high-performance fanout buffer device which supports up to 1.5GHz frequency. It also integrates a unique feature with user-configurable output signaling standards on per bank basis, which provides great flexibility to users. The device also uses Diodes' proprietary input detection technique to make sure illegal input conditions are detected and reflected by output states. This device is ideal for systems that must distribute low jitter clock signals to multiple destinations.

Block Diagram

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

DIODES is a trademark of Diodes Incorporated in the United States and other countries.
The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries.

Pin Configuration

Pin Description

Pin #	Pin Name	Type		Description
1, 2	QA0+ QA0-	Output		Bank A differential output pair 0. Pin selectable LVPECL/LVDS/HCSL interface levels.
3, 4	QA1+ QA1-	Output		Bank A differential output pair 1. Pin selectable LVPECL/LVDS/HCSL interface levels.
5, 8, 29, 32, 45	VDDO	Power		Power supply pins for IO
6, 7	QA2+ QA2-	Output		Bank A differential output pair 2. Pin selectable LVPECL/LVDS/HCSL interface levels.
9, 10	QA3+ QA3-	Output		Bank A differential output pair 3. Pin selectable LVPECL/LVDS/HCSL interface levels.
11, 12	QA4+ QA4-	Output		Bank A differential output pair 4. Pin selectable LVPECL/LVDS/HCSL interface levels.
13, 18, 24, 37, 43, 48	GND	Power		Power supply ground
14, 47	OPMODEA	Input	Pulldown	Output mode select for Bank A. See Table 2 for functions, LVCMOS/LVTTL interface levels
15, 42	V_{DD}	Power		Power supply pins
16	X1	Input		XTAL input, can also be used as single ended input pin
17	X2	Output		XTAL output. If X1 is used as a single ended input pin, X2 is to be left open

Pin Description Cont.

Pin #	Pin Name	Type		Description
19, 22	IN_SEL	Input	Pulldown	Input clock select. See Table 1 for function. LVCMOS/LVTTL interface levels.
20	IN0+	Input	Pulldown	Reference input 0, internal bias to $0.33V_{DD}$
21	IN0-	Input	Pullup/ Pulldown	Inverted reference input 0, internal bias to $0.42V_{DD}$
23, 39	OPMODEB	Input	Pulldown	Output mode select for Bank B. See Table 2 for functions, LVCMOS/LVTTL interface levels
26, 25	QB4+ QB4-	Output		Bank B differential output pair 4. Pin selectable LVPECL/LVDS/HCSL interface levels.
28, 27	QB3+ QB3-	Output		Bank B differential output pair 3. Pin selectable LVPECL/LVDS/HCSL interface levels.
31, 30	QB2+ QB2-	Output		Bank B differential output pair 2. Pin selectable LVPECL/LVDS/HCSL interface levels.
34, 33	QB1+ QB1-	Output		Bank B differential output pair 1. Pin selectable LVPECL/LVDS/HCSL interface levels.
36, 35	QB0+ QB0-	Output		Bank B differential output pair 0. Pin selectable LVPECL/LVDS/HCSL interface levels.
38	NC	—		Do not connect
40	IN1-	Input	Pullup/ Pulldown	Inverted reference input, internal bias to $0.42V_{DD}$
41	IN1+	Input	Pulldown	Reference input 1, internal bias to $0.33V_{DD}$
44	Ref_Out	Output		Reference output, CMOS
46	Sync_OE	Input	Pulldown	Synchronous output enable for Ref_Out. See Table 3 for functions.

A Product Line of
Diodes Incorporated

Function Table

Table 1: Input Select Function

IN_SEL [1]	IN_SEL [0]	Function
0	0	IN0 is the selected reference input
0	1	IN1 is the selected reference input
1	X	XTAL is the selected input

Table 2: Output Mode Select Function

OPMODEA/B [1]	OPMODEA/B [0]	Output Bank A/Bank B Mode
0	0	LVPECL
0	1	LVDS
1	0	HCSL
1	1	Hi-Z

Table 3: Reference Output Enable Function

Sync_OE	Ref_Out
0	Hi-Z
1	Output Enabled

Table 4: Illegal Input Level Function

Input Illegal Status	Output Status
Input Open	Logic Low
Input Both High	Logic Low
Input Both Low	Logic Low

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature... -55°C to +150°C

Supply Voltage to Ground Potential (V_{DD}, V_{DDO}) -0.5V to +4.6V

Inputs (Referenced to GND) .... -0.5V to V_{DD}+0.5V

Clock Output (Referenced to GND)............. -0.5V to V_{DD}+0.5V

Latch up 200mA

ESD Protection (Input) .... 2000V min (HBM)

Junction Temperature .... 150°C max

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Power Supply Characteristics and Operating Conditions

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
V_{DD}	Core Supply Voltage	—	2.375	—	3.465	V
V_{DDO}	Output Supply Voltage	—	2.375	—	3.465	V
I_{DD}	Core Power Supply Current	—	—	90	120	mA
I_{DDO}	Output Power Supply Current	All LVPECL outputs unloaded	—	150	190	mA
		All LVDS outputs loaded	—	110	130	
		All HCSL outputs unloaded	—	80	140	
T_A	Ambient Operating Temperature[1]	—	-40	—	85	°C
T_B	PCB Operating Temperature[1]	—	-40	—	105	°C

Note 1: Either T_A or T_B used as operating condition.

DC Electrical Specifications - Differential Inputs

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
I_{IH}	Input High Current	Input = V_{DD}	—	—	150	µA
I_{IL}	Input Low Current	Input = GND	-150	—	—	µA
C_{IN}	Input Capacitance	—	—	3	—	pF
V_{IH}	Input High Voltage	—	—	—	V_{DD}+0.3	V
V_{IL}	Input Low Voltage	—	-0.3	—	—	V
V_{ID}	Input Differential Amplitude PK-PK	—	0.15	—	1.3	V
V_{CM}	Common Model Input Voltage	—	0.25	—	V_{DD}-1.2	V
ISO_{MUX}	MUX Isolation	—	—	-89	—	dBc

DC Electrical Specifications - LVCMOS Inputs

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
I_{IH}	Input High Current	Input = V_{DD}	—	—	150	µA
I_{IL}	Input Low Current	Input = GND	-150	—	—	µA
V_{IH}	Input High Voltage	V_{DD}=3.3V	2.0	—	V_{DD}+0.3	V
V_{IL}	Input Low Voltage	V_{DD}=3.3V	-0.3	—	0.8	V
V_{IH}	Input High Voltage	V_{DD}=2.5V	1.7	—	V_{DD}+0.3	V
V_{IL}	Input Low Voltage	V_{DD}=2.5V	-0.3	—	0.7	V

DC Electrical Specifications - LVPECL Outputs

Parameter	Description	Conditions	Min.	Typ.	Max.	Units
V_{OH}	Output High Voltage	—	V_{DDO}-1.4	—	V_{DDO}-0.9	V
V_{OL}	Output Low Voltage	—	V_{DDO}-2.2	—	V_{DDO}-1.7	V

DC Electrical Specifications - LVDS Outputs

Parameter	Description	Conditions	Min.	Typ.	Max.	Units
V_{OH}	Output High Voltage	—	—	1.43	—	V
V_{OL}	Output Low Voltage	—	—	1.0	—	V
Vocm	Output Commode Voltage	—	—	1.25	—	V
DVocm	Change in Vocm Between Completely Output States	—	—	—	50	mV
Ro	Output Impedance	—	85	—	140	W

DC Electrical Specifications – HCSL Outputs

Parameter	Description	Conditions	Min.	Typ.	Max.	Units
V_{OH}	Output High Voltage	2.5V	480	—	900	mV
		3.3V	600	850	1050	mV
V_{OL}	Output Low Voltage	—	-150	—	150	mV

DC Electrical Specifications – LVCMOS Outputs

Parameter	Description	Conditions	Min.	Typ.	Max.	Units
V_{OH}	Output High Voltage	V_{DDO}=3.3V ±5%, $I_{OH =}$ 8mA	2.3	—	—	V
		V_{DDO}=2.5V ±5%, $I_{OH =}$ 8mA	1.5	—	—	V
V_{OL}	Output Low Voltage	V_{DDO}=3.3V ±5%, $I_{OL =}$ -8mA	—	—	0.5	V
		V_{DDO}=2.5V ±5%, $I_{OL =}$ -8mA	—	—	0.4	V
V_{OH}	Output High Voltage	V_{DDO}=3.3V ±5%, $I_{OH =}$ 24mA	2.1	—	—	V
		V_{DDO}=2.5V ±5%, $I_{OH =}$ 16mA	1.5	—	—	V
V_{OL}	Output Low Voltage	V_{DDO}=3.3V ±5%, $I_{OL =}$ -24mA	—	—	1	V
		V_{DDO}=2.5V ±5%, $I_{OL =}$ -16mA	—	—	0.8	V
R_{IUT}	Output Impedance	V_{DDO} = 3.3V ±5%	—	17	—	Ω
		V_{DDO} = 2.5V ±5%	—	22	—	Ω

AC Electrical Specifications – Differential Outputs

Parameter	Description	Conditions		Min.	Typ.	Max.	Units
F_{OUT}	Clock Output Frequency	LVPECL, LVDS	—	—	—	1500	MHz
		HCSL	—	—	—	250	
T_r	Output Rise Time	From 20% to 80%	LVPECL	120	150	300	ps
			LVDS	120	150	300	
			HCSL	300	—	700	
T_f	Output Fall Time	From 80% to 20%	LVPECL	120	150	300	ps
			LVDS	120	150	300	
			HCSL	300	—	700	
T_{ODC}	Output Duty Cycle	Frequency <650MHz, $V_{ID} \geq$ 400mV	LVPECL, HCSL (<250MHz)	48	—	52	%
			LVDS	47	—	53	
		Frequency <1GHz, $V_{ID} \geq$ 400mV	LVPECL	45	—	55	
			LVDS	45	—	55	
		Frequency <1.5GHz, $V_{ID} \geq$ 400mV	LVDS	40	—	60	
		Frequency <1.5GHz, $V_{ID} \geq$ 400mV	LVPECL	40	—	60	
V_{PP}	Output Swing Single-Ended	LVPECL Outputs @ <1GHz		500	—	1100	mV
		LVPECL Outputs @ >1GHz		400	—	1000	
		LVDS Outputs @ <1GHz		250	—	600	
		LVDS Outputs @ >1GHz		250	—	550	

AC Electrical Specifications – Differential Outputs Cont.

Parameter	Description	Conditions	Min.	Typ.	Max.	Units
T_j	Buffer Additive Jitter RMS	156.25MHz, 12kHz to 20MHz	—	0.02	—	ps
		156.25MHz, 10kHz to 1MHz	—	0.01	—	ps
V_{CROSS}	Absolute Crossing Voltage	HCSL	—	460	—	mV
DV_{CROSS}	Total Variation of Crossing Voltage	HCSL	—	—	140	mV
T_{SK}	Output Skew	10 outputs devices, outputs in same bank with same load at DUT	—	15	40	ps
T_{PD}	Propagation Delay	LVPECL, LVDS @ 3.3V, 100MHz	—	570	—	ps
		HCSL @ 3.3V, 100MHz	—	900	—	ps
T_{OD}	Valid to HiZ		—	—	80	ns
T_{OE}	HiZ to valid		—	—	80	ns
$T_{P2P\ Skew}$	Part-to-Part Skew[1]		—	80	120	ps

AC Electrical Specifications – CMOS

Parameter	Description	Conditions	Min.	Typ.	Max.	Units
F_{OUT}	Ref_Out Frequency	XTAL input	10	—	50	MHz
		Reference input	—	—	200	MHz
T_j	Buffer Additive Jitter RMS	XTAL input	—	0.3	—	ps
		Reference input	—	0.03	—	ps
t_r / t_f	Rise Time, Fall Time	$C_L = 10pF$	—	1.5	—	ns
T_{ODC}	Output Duty Cycle	$C_L = 10pF$	45	—	55	%
t_{PD}	Propagation Delay	3.3V, 25MHz	—	2200	—	ps
t_S	Setup Time	—	300	—	—	ps
t_{SOD}	Clock Edge to Output Disable	Ref_Out	2	—	4	cycles
t_{SOE}	Clock Edge to Output Enable	Ref_Out	2	—	4	cycles

Notes:

1. This parameter is guaranteed by design.

Crystal Characteristics

Parameter	Min.	Typ.	Max.	Units
Mode of Oscillation	Fundamental			
Frequency Range	10	—	50	MHz
Equivalent Series Resistance (ESR)	—	—	70	Ω
Shunt Capacitance	—	—	7	pF
Load Capacitance	10	—	18	pF
Drive Level	—	—	500	μW

Recommended Crystals

Diodes recommends:
a) GC2500003 XTAL 49S/SMD(4.0 mm), 25M, CL=18pF, ±30ppm
b) FY2500091, SMD 5x3.2(4P), 25M, CL=18pF, ±30ppm
c) FL2500047, SMD 3.2x2.5(4P), 25M, CL=18pF, ±20ppm

Propagation Delay (T$_{PD}$)

$$T_{SK} = T_{PLH2} - T_{PLH1} \text{ or } T_{SK} = T_{PHL2} - T_{PHL1}$$

Output Skew (T$_{SK}$)

$$T_{SK} = T_{PLHy} - T_{PLHx} \text{ or } T_{SK} = T_{PHLy} - T_{PHLx}$$

Part-to-Part Skew

$$T_{SK} = T_{PLH2} - T_{PLH1} \text{ or } T_{SK} = T_{PHL2} - T_{PHL1}$$

LVPECL/LVDS Output Swing vs Frequency

LVPECL VPP vs Frequency

— 2.5V LVPECL — 3.3V LVPECL

LVDS VPP vs Frequency

— 2.5V LVDS — 3.3V LVDS

Propagation Delay vs Temperature

Propagation Delay vs Temperature

— LVPECL — LVDS — HCSL — CMOS

1.5GHz LVPECL/LVDS Waveform

2.5V LVPECL Waveform

3.3V LVPECL Waveform

2.5V LVDS Waveform

3.3V LVDS Waveform

Phase Noise and Additive Jitter

Output Phase Noise (Dark Blue) vs Input Phase Noise (Light Blue)

Additive jitter is calculated at 156.25MHz ~ 27fs RMS (12kHz to 20MHz). Additive jitter = $\sqrt{(\text{Output jitter}^2 - \text{Input jitter}^2)}$.

Total Phase Jitter with 25MHz XTAL ~ 264fs RMS (12kHz ~ 20MHz)

Configuration Test Load Board Termination for LVPECL/LVDS Outputs

Configuration Test Load Board Termination for HCSL Outputs

Configuration Test Load Board Termination for LVCMOS Outputs

Application Information

Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how the differential input can be wired to accept single-ended levels. The reference voltage V_REF = $V_{DD}/2$ is generated by the bias resistors R1, R2, and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might require to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V, V_{DD} = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.

Figure 1. Single-Ended Input to Differential Input Device

Power Supply Filtering Techniques

As in any high-speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. All power pins should be individually connected to the power supply plane through vias, and 0.1μF and 1μF bypass capacitors should be used for each pin.

Single-Ended Input, AC Couple

Single-Ended Input, AC Couple

Single-Ended Input, DC Couple

Single-Ended Input, DC Couple

Driving X1 with a Single-Ended Input

LVPECL, AC Couple, Thevenin Equivalent

LVPECL Driver
QAn+/ QBn+
0.1µF
RT
100Ω Differential
0.1µF
QAn-/ QBn-
RT
VDDO
RPU
RPD
VDDO
RPU
RPD
VDDO
Clock Input

VDDO	RT	RPD	RPU
3.3V	160Ω	120Ω	82Ω
2.5V	91Ω	250Ω	62.5Ω

LVPECL, DC Couple, Thevenin Equivalent

LVPECL Driver
QAn+/ QBn+
100Ω Differential
QAn-/ QBn-
VDDO
RPU
RPD
VDDO
RPU
RPD
LVPECL Receiver

VDDO	RPU	RPD
3.3V	120Ω	82Ω
2.5V	250Ω	62.5Ω

LVDS DC Couple

LVDS Driver
QAn+/ QBn+
100Ω Differential
100Ω
QAn-/ QBn-
LVDS Receiver

LVDS AC Couple at Load

LVDS Driver
QAn+/ QBn+
100Ω Differential
100Ω
0.1µF
kΩ
Vbias
kΩ
0.1µF
QAn-/ QBn-

LVDS AC Couple with Internal Termination

LVDS Driver
QAn+/ QBn+
0.1µF
100Ω Differential
50Ω
Vbias
50Ω
0.1µF
QAn-/ QBn-

Single-Ended LVPECL, DC Couple

LVPECL Driver
QAn+/ QBn+
50Ω
VDDO - 2V
50Ω
VDDO - 2V
QAn-/ QBn-
50Ω

Single-Ended LVPECL, DC Couple, Thevenin Equivalent

VDDO	RPU	RPD
3.3V	120Ω	82Ω
2.5V	250Ω	62.5Ω

Single-Ended LVPECL, AC Couple, Thevenin Equivalent

VDDO	RT
3.3V	160Ω
2.5V	91Ω

Clock IC Crystal Input Guide

LVPECL/LVDS AC and DC Input

Clock IC Crystal Loading Cap. Design Guide

CL = crystal spec. loading cap.

C_in/out = (3pF ~ 5pF) of IC pin cap.

Cb = PCB trace (2pF ~ 4pF)

C1,C2 = load cap. of design

Rd = 50Ω to 100Ω drive level limit

Design guide: C1 = C2 = 2 × CL - (Cb + C_in/out) to meet target ±ppm < 20ppm

Example 1: Select CL = 18pF crystal, C1 = C2 = 2 × (18pF) – (4pF + 5pF) = 27pF. Check datasheet.

Example 2: For higher frequency crystal (= >20MHz), the following formula can be used: C1 = C2 = 2 × (CL - 6). A fine tune of C1, C2 can be used for more accurate ppm if necessary.

Thermal Information

Symbol	Description	Condition	—
Θ_{JA}	Junction-to-Ambient Thermal Resistance	Still air	23.65°C/W
Θ_{JC}	Junction-to-Case Thermal Resistance	—	9.1°C/W

Part Marking

PI6C49S
1510BZDIE
YYWWX$\overline{\text{X}}$

○

YY : Year
WW : Workweek
1st X : Assembly Site Code
2nd X : Wafer Site Code

Packaging Mechanical

48-TQFN (ZD)

NOTE :
1. All dimensions are in mm. Angles in degree.
2. Refer JEDEC MO−220
3. Thermal Pad Soldering Area
4. Depending on the method of lead termination at the edge of the package, pull back maybe present.
5. Recommended Land Pattern is for reference only.
6. Mesh stencil is recommended.

19-1087

	DATE: 07/23/19
DIODES INCORPORATED / PERICOM ENABLING SERIAL CONNECTIVITY	

DESCRIPTION: 48-Contact, Very Thin Quad Flat No-Lead (TQFN)

PACKAGE CODE: ZD (ZD48)

DOCUMENT CONTROL #: PD-2045	REVISION: G

For latest package information:

See http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/.

Ordering Information

Ordering Code	Package Code	Package Type	Operating Temperature
PI6C49S1510BZDIEX	ZD	48-Contact, Very Thin Quad Flat No-Lead (TQFN)	-40°C to 85°C

Notes:
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
4. I = Industrial
5. E = Pb-free and Green
6. X suffix = Tape/Reel

IMPORTANT NOTICE