

Low Skew, 1-to-5, Differential-to-3.3V LVPECL Fanout Buffer

Check for Samples: [LMK00725](#)

FEATURES

- **Five 3.3V Differential LVPECL Outputs**
 - Additive Jitter: 43 fs RMS (typ) @ 312.5 MHz
 - Noise Floor (≥ 1 MHz offset): -158 dBc/Hz (typ) @ 312.5 MHz
 - Output Frequency: 650 MHz (max)
 - Output Skew: 35 ps (max)
 - Part-to-Part Skew: 100 ps (max)
 - Propagation Delay: 0.37 ns (max)
- **Two Differential Input Pairs (pin-selectable)**
 - CLKx, nCLK Input Pairs can accept LVPECL, LVDS, HCSL, SSTL, LVHSTL, or Single-Ended Signals
- **Synchronous Clock Enable**
- **Power Supply: 3.3V \pm 5%**
- **Package: 20-Lead TSSOP**
- **Industrial Temperature Range: -40°C to +85°C**

APPLICATIONS

- **Wireless and Wired Infrastructure**
- **Networking and Data Communications**
- **Servers and Computing**
- **Medical Imaging**
- **Portable Test and Measurement**
- **High-End A/V**

DESCRIPTION

The LMK00725 is a low skew, high-performance clock fanout buffer which can distribute up to five 3.3V LVPECL outputs from one of two inputs, which can accept differential or single-ended inputs. The clock enable input is synchronized internally to eliminate runt or glitch pulses on the outputs when the clock enable pin is asserted or de-asserted. The low additive jitter and phase noise floor and ensured output and part-to-part skew characteristics make the LMK00725 ideal for applications demanding high performance and repeatability.

FUNCTIONAL BLOCK DIAGRAM



(1) R_{PU} = 51 k Ω pullup, R_{PD} = 51 k Ω pulldown

Figure 1.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PINOUT DIAGRAM




Figure 2.

Table 1. PIN DESCRIPTIONS⁽¹⁾⁽²⁾

NO.	NAME	TYPE ⁽¹⁾	DESCRIPTION
1, 2	Q0, nQ0	O	LVPECL output pair 0
3, 4	Q1, nQ1	O	LVPECL output pair 1
5, 6	Q2, nQ2	O	LVPECL output pair 2
7, 8	Q3, nQ3	O	LVPECL output pair 3
9, 10	Q4, nQ4	O	LVPECL output pair 4
11, 18, 20	VCC	PWR	Power supply pins
12	CLK_SEL	I, R _{PD}	Clock select input. LVCMOS / TTL compatible. 0 = Select CLK0, nCLK0 1 = Select CLK1, nCLK1
13	CLK0	I, R _{PD}	Non-inverting differential clock input 0.
14	nCLK0	I, R _{PU}	Inverting differential clock input 0.
15	VEE	PWR	Negative supply pin
16	CLK1	I, R _{PD}	Non-inverting differential clock input 1.
17	nCLK1	I, R _{PU}	Inverting differential clock input 1.
19	CLK_EN	I, R _{PU}	Synchronous clock enable input. LVCMOS / TTL compatible. 0 = Qx outputs are forced low, nQx outputs are forced high. 1 = Clock outputs are enabled and follow clock input.

(1) G = Ground, I = Input, O = Output, P = Power, R_{PU} = 51 kΩ pullup, R_{PD} = 51 kΩ pulldown
 (2) Please refer to [Recommendations for Unused Input and Output Pins](#), if applicable.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾

Over operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
VCC	Supply Voltage	-0.3		3.6	V
V _{IN}	Input Voltage Range	-0.3		VCC + 0.3	V
T _{STG}	Storage Temperature Range	-65		150	°C
T _J	Junction Temperature			150	°C
ESD	Electrostatic Discharge	Human Body Model (HBM)		2000	V
		Machine Model (MM)		150	
		Charged Device Model (CDM)		750	

- Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

THERMAL CHARACTERISTICS

Over operating free-air temperature range (unless otherwise noted)

PARAMETER	θ_{JA}	UNIT
Package Thermal Impedance, Junction to Air (0 LFPM)	107.2	°C/W

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VCC	Supply Voltage	VEE = GND	3.135	3.3	3.465	
I _{OUT}	Output Current				30	mA
T _A	Ambient Temperature		-40		85	°C
T _J	Junction Temperature				125	°C

POWER SUPPLY CHARACTERISTICS

Over operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IEE	Power Supply Current through VEE			52	60	mA

LVC MOS / TTL DC CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	Input High Voltage		2		VCC + 0.3	V
V _{IL}	Input Low Voltage		VEE – 0.3		0.4	V
I _{IH}	Input High Current	VCC = V _{IN} = 3.465 V				μA
		CLK_EN			5	
		CLK_SEL			150	
I _{IL}	Input Low Current	VCC = 3.465V, V _{IN} = 0 V				μA
		CLK_EN	-150			
		CLK_SEL	-5			
C _{IN}	Input Capacitance			1		pF
R _{IN}	Input Pullup or Pulldown Resistance			51		kΩ

DIFFERENTIAL INPUT DC CHARACTERISTICS

Over operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{ID}	Differential Input Voltage Swing ($V_{IH}-V_{IL}$) ⁽¹⁾⁽²⁾		0.15		1.3	V
V_{ICM}	Input Common Mode Voltage ⁽¹⁾⁽²⁾⁽³⁾		0.5		$V_{CC} - 0.85$	V
I_{IH}	Input High Current ⁽⁴⁾	$V_{CC} = V_{IN} = 3.465\text{ V}$				μA
		nCLKx			5	
		CLKx			150	
I_{IL}	Input Low Current ⁽⁴⁾	$V_{CC} = 3.465\text{ V}, V_{IN} = 0\text{ V}$				μA
		nCLKx	-150			
		CLKx	-5			

(1) V_{IL} should not be less than -0.3V

(2) See [Figure 22](#)

(3) Input common mode voltage is defined as V_{ICM}

(4) For I_{IH} and I_{IL} measurements on CLKx (or nCLKx), care must be taken to comply with V_{ID} and V_{ICM} specifications using the appropriate bias on nCLKx (or CLKx)

LVPECL OUTPUT CHARACTERISTICS

Over recommended operating free-air temperature range (unless otherwise noted), outputs terminated with 50Ω to $V_{CC} - 2\text{V}$. All AC parameters measured at 500 MHz unless otherwise noted.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	Output High Voltage	DC measurement	$V_{CC} - 1.4$		$V_{CC} - 0.9$	V
V_{OL}	Output Low Voltage	DC measurement	$V_{CC} - 2.0$		$V_{CC} - 1.6$	V
V_{OD}	Output Voltage Swing ($V_{OH}-V_{OL}$)	DC measurement	0.575		0.85	V
f_{OUT}	Output Frequency ⁽¹⁾				650	MHz
t_{PD}	Propagation Delay ⁽¹⁾⁽²⁾	$f \leq 650\text{ MHz}$	0.17	0.25	0.37	ns
$t_{SK(O)}$	Output Skew ⁽¹⁾⁽³⁾⁽⁴⁾				35	ps
$t_{SK(PP)}$	Part-to-Part Skew ⁽¹⁾⁽⁴⁾⁽⁵⁾				100	ps
t_R / t_F	Output Rise/Fall Time ⁽¹⁾	20% to 80%, $f=50\text{ MHz}$		100	200	ps
J_{ADD}	Additive Jitter ⁽⁶⁾	$f = 156.25\text{ MHz}$, Input slew rate $\geq 3\text{ V/ns}$, 10 KHz to 20 MHz integration band		75		fs RMS
		$f = 312.5\text{ MHz}$, Input slew rate $\geq 3\text{ V/ns}$, 10 kHz to 20 MHz integration band		43		

(1) Parameter is specified by characterization. Not tested in production.

(2) Measured from the differential input crossing point to the differential output crossing point.

(3) Defined as skew between outputs at the same supply voltage and with equal loading conditions. Measured at the output differential crossing points.

(4) Parameter is defined in accordance with JEDEC Standard 65.

(5) Calculation for part-to-part skew is the difference between the fastest and slowest t_{PD} across multiple devices, operating at the same supply voltage, same frequency, same temperature, with equal load conditions, and using the same type of inputs on each device. Measured at the output differential crossing points.

(6) Buffer Additive Jitter: $J_{ADD} = \text{SQRT}(J_{SYSTEM} - J_{SOURCE})$, where J_{SYSTEM} is the RMS jitter of the system output (source+buffer) and J_{SOURCE} is the RMS jitter of the input source, and system output noise is not correlated to the input source noise. Additive jitter should be considered only when the input source noise floor is 3 dB or better than the buffer noise floor (NF). This is usually the case for high-quality ultra-low-noise oscillators. Please refer to [System-Level Phase Noise and Additive Jitter Measurement](#) for input source and measurement details.

LVPECL OUTPUT CHARACTERISTICS (continued)

Over recommended operating free-air temperature range (unless otherwise noted), outputs terminated with 50Ω to VCC – 2V. All AC parameters measured at 500 MHz unless otherwise noted.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
PN _{FLOOR}	Phase Noise Floor ⁽⁷⁾	f = 156.25 MHz, Input slew rate ≥ 3 V/ns, 10 kHz to 20 MHz integration band				dBc/Hz		
		10 kHz offset		-145				
		100 kHz offset		-153				
		1 MHz offset		-158				
		10 MHz offset		-159				
		20 MHz offset		-159				
				f = 312.5 MHz, Input slew rate ≥ 3 V/ns, 10 kHz to 20 MHz integration band				dBc/Hz
				10 kHz offset		-149		
				100 kHz offset		-154		
				1 MHz offset		-156		
10 MHz offset				-158				
20 MHz offset				-158				
ODC	Output Duty Cycle ⁽⁸⁾	50% Input Duty Cycle	48	50	52	%		
PSRR	Power Supply Ripple Rejection ⁽⁹⁾	f = 100 MHz, VCC ripple = 100 mVp-p @ 1 MHz		-80		dBc		

- (7) Buffer Phase Noise Floor: $PN_{FLOOR} \text{ (dBc/Hz)} = 10 \cdot \log_{10}[10^{(PN_{TOTAL}/10)} - 10^{(PN_{SOURCE}/10)}]$, where PN_{TOTAL} is the phase noise floor of the system output (source+buffer) and PN_{SOURCE} is the phase noise floor of the input source. Buffer Phase Noise Floor should be considered only when the input source noise floor is 3 dB or better than the buffer noise floor (PN_{FLOOR}). This is usually the case for high-quality ultra-low-noise oscillators. Please refer to [System-Level Phase Noise and Additive Jitter Measurement](#) for input source and measurement details.
- (8) Parameter is specified by characterization. Not tested in production.
- (9) Power supply ripple rejection, or PSRR, is defined as the single-sideband phase spur level (in dBc) modulated onto the clock output when a single-tone sinusoidal signal (ripple) is injected onto the VCC supply. Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows: $DJ \text{ (ps p-p)} = [(2 \times 10^{(PSRR/20)}) / (\pi \times f_{CLK})] \times 1E12$.

TYPICAL CHARACTERISTICS

Unless otherwise noted: $T_A = 25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$, Input slew rate $\geq 3\text{ V/ns}$, 10 kHz to 20 MHz integration band




Figure 3. Output Swing, V_{OD} (V) vs Frequency (MHz)




Figure 4. Additive Jitter vs Input Slew Rate




Figure 5. Additive Jitter vs Input Slew Rate, $f_{CLK} = 156.25\text{ MHz}$




Figure 6. Phase Noise Floor @ 10 MHz offset vs Input Slew Rate




Figure 7. Phase Noise Floor @ 10 MHz offset vs Input Slew Rate, $f_{CLK} = 156.25\text{ MHz}$

FUNCTIONAL DESCRIPTIONS

CONTROL INPUT FUNCTION

Over operating free-air temperature range (unless otherwise noted)

Table 2.

Inputs			Outputs	
CLK_EN	CLK_SEL	Selected Source	Qx	nQx
0	0	CLK0, nCLK0	Disabled; LOW	Disabled; HIGH
0	1	CLK1, nCLK1	Disabled; LOW	Disabled; HIGH
1	0	CLK0, nCLK0	Enabled	Enabled
1	1	CLK1, nCLK1	Enabled	Enabled

CLOCK ENABLE TIMING

After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 8. In the active mode, the output states are a function of the CLKx, nCLKx inputs as described in CLOCK INPUT FUNCTION.




Figure 8. Clock Enable Timing Diagram

CLOCK INPUT FUNCTION

Over operating free-air temperature range (unless otherwise noted)

Table 3.

Inputs		Outputs		Input to Output Mode	Polarity
CLK0 or CLK1	nCLK0 or nCLK1	Qx	nQx		
0	1	LOW	HIGH	Differential to Differential	Non-inverting
1	0	HIGH	LOW	Differential to Differential	Non-inverting
0	Biased ⁽¹⁾	LOW	HIGH	Single-Ended to Differential	Non-inverting
1	Biased ⁽¹⁾	HIGH	LOW	Single-Ended to Differential	Non-inverting
Biased ⁽¹⁾	0	HIGH	LOW	Single-Ended to Differential	Inverting
Biased ⁽¹⁾	1	LOW	HIGH	Single-Ended to Differential	Inverting

(1) Refer to [Input DC Configuration During Device Test](#)

TEST LOAD CONFIGURATION




Figure 9. Output DC Configuration; Test Load Circuit

INPUT CLOCK INTERFACE CIRCUITS




Figure 10. Single-Ended/LVCMOS Input DC Configuration During Device Test




Figure 11. LVPECL Input Configuration During Device Test




Figure 12. LVPECL Input Configuration During Device Test




Figure 13. HCSL Input Configuration During Device Test




Figure 14. LVDS Input Configuration During Device Test




Figure 15. SSTL Input Configuration During Device Test

OUTPUT CLOCK INTERFACE CIRCUITS




Figure 16. LVPECL Output DC Configuration: Typical Application Load





Figure 17. LVPECL Output DC Configuration: Typical Application Load



(1) R-bias can range from 120 Ω to 240 Ω, but 180 Ω is equivalent to loading outputs with 50 Ω to VCC - 2 V.

Figure 18. LVPECL Output AC Configuration: Typical Application Load

APPLICATION INFORMATION

Application Block Diagram Examples




Figure 19. 10-Gigabit Ethernet PHY Clock Fanout with LVPECL Output AC Configuration




Figure 20. Interfacing LVPECL Outputs to HCSL Receiver Inputs

Input Detail





Figure 21. Clock Input Components

Parameter Measurement Information



NOTE: $V_{CM} = V_{ICM} - V_{ID}/2 = (V_{IH} + V_{IL})/2$

Figure 22. Differential Input Level




Figure 23. Output Voltage, and Rise and Fall Times




Figure 24. Differential and Single-Ended Output Skew and Propagation Delay

Recommendations for Unused Input and Output Pins

- **CLK_SEL and CLK_EN:** These inputs have internal pull-up (R_{PU}) or pull-down (R_{PD}) according to [Figure 1](#) and can be left floating if unused. The floating state for CLK_SEL is channel 0 selected, and the default for CLK-EN is normal output.
- **CLK/nCLK inputs:** See [Figure 21](#) for the internal connections. When using single ended input, take note of the internal pull-up and pull-down to make sure the unused input is properly biased. For single ended input, the [Figure 10](#) arrangement is recommended.
- **Outputs:** Unused outputs can be left floating or terminated. If left floating, it is recommended to not attach any traces to the output pins.

Input Slew Rate Considerations

LMK00725 employs high-speed and low-latency circuit topology, allowing the device to achieve ultra-low additive jitter/phase noise and high-frequency operation. To take advantage of these benefits in the system application, it is optimal for the input signal to have a high slew rate of 3 V/ns or greater. Driving the input with a slower slew rate can degrade the additive jitter and noise floor performance. For this reason, a differential signal input is recommended over single-ended because it typically provides higher slew rate and common-mode-rejection. Refer to the “Additive RMS Jitter vs. Input Slew Rate” plots in the [TYPICAL CHARACTERISTICS](#) section. Also, using an input signal with very slow input slew rate, such as less than 0.05 V/ns, has the tendency to cause output switching noise to feed-back to the input stage and cause the output to chatter. This is especially true when driving either input in single-ended fashion with a very slow slew rate, such as a sine-wave input signal.

System-Level Phase Noise and Additive Jitter Measurement

For high-performance devices, limitations of the equipment influence phase-noise measurements. The noise floor of the equipment is often higher than the noise floor of the device. The real noise floor of the device is probably lower. It is important to understand that system-level phase noise measured at the DUT output is influenced by the input source and the measurement equipment.

For [Figure 25](#) and [Figure 26](#) system-level phase noise plots, a Rohde & Schwarz SMA100A low-noise signal generator was cascaded with an Agilent 70429A K95 single-ended to differential converter block with ultra-low phase noise and fast edge slew rate (>3 V/ns) to provide a very low-noise clock input source to the LMK00725. An Agilent E5052 source signal analyzer with ultra-low measurement noise floor was used to measure the phase noise of the input source (SMA100A + 70429A K95) and system output (input source + LMK00725). The input source phase noise is shown by the light yellow trace, and the system output phase noise is shown by the dark yellow trace.

The additive phase noise or noise floor of the buffer (PN_{FLOOR}) can be computed as follows:

$$PN_{FLOOR} \text{ (dBc/Hz)} = 10 \cdot \log_{10} [10^{(PN_{SYSTEM}/10)} - 10^{(PN_{SOURCE}/10)}]$$

where

- PN_{SYSTEM} is the phase noise of the system output (source+buffer)
 - PN_{SOURCE} is the phase noise of the input source
- (1)

The additive jitter of the buffer (J_{ADD}) can be computed as follows:

$$J_{ADD} = \text{SQRT}(J_{SYSTEM}^2 - J_{SOURCE}^2),$$

where

- J_{SYSTEM} is the RMS jitter of the system output (source+buffer), integrated from 10 kHz to 20 MHz
 - J_{SOURCE} is the RMS jitter of the input source, integrated from 10 kHz to 20 MHz
- (2)




Figure 25. 156.25 MHz Input Phase Noise (66 fs rms, Light Yellow) and Output Phase Noise (92.1 fs rms, Dark Yellow). Additive Jitter = 65 fs rms (10 kHz to 20 MHz) @ 4 V/ns Input Slew Rate




Figure 26. 312.5 MHz Input Phase Noise (43 fs rms, Light Yellow) and Output Phase Noise (55.7 fs rms, Dark Yellow). Additive Jitter = 36 fs rms (10 kHz to 20 MHz) @ 6 V/ns Input Slew Rate

Power Considerations

The power dissipation of the LMK00725 consists of the quiescent power and load related power. Here is the expression for the total power which uses the values derived for "Quiescent Power" and "Load Power" further below:

$$P_{\text{Total}} = P_Q \text{ (worst case)} + P_L = 208 \text{ mW} + 30.2 \text{ mW} \times (\# \text{ of terminated outputs}) \quad (3)$$

For all 5 outputs terminated:

$$P_{\text{Total}} = 208 \text{ mW} + 27 \text{ mW} \times 5 = 343 \text{ mW} \quad (4)$$

Quiescent Power:

$$P_Q = V_{CC} \times I_{EE} = 3.3\text{V} \times 60 \text{ mA} = 198 \text{ mW} \quad (5)$$

Considering a 5% tolerance on V_{CC} :

$$P_Q \text{ (worst case)} = 198 \text{ mW} \times 1.05 = 208 \text{ mW} \quad (6)$$

Load Power:

Assuming 50% output duty cycle and 50 Ω load from each output (Q and nQ) to $V_{CC} - 2 \text{ V}$ (or 1.3 V) and output voltage levels of 1.1 V and 1.8 V below V_{CC} for V_{OH} and V_{OL} respectively:

$$P_L / \text{output_pair} = P_{\text{high}} + P_{\text{low}} = \{1.1 \text{ V} \times [V_{CC} - 1.1 \text{ V} - (V_{CC} - 2 \text{ V})] / 50\Omega\} + \{1.8 \text{ V} \times [V_{CC} - 1.8 \text{ V} - (V_{CC} - 2 \text{ V})] / 50\Omega\} = 20 \text{ mW} + 7 \text{ mW} = 27 \text{ mW} \quad (7)$$

NOTE

For dimensioning the power supply, consider the total power consumption. The total power consumption is the sum of device power consumption and the power consumption of the load.

Thermal Management

Power consumption of the LMK00725 can be high enough to require attention to thermal management. For reliability and performance reasons, limit the die temperature to a maximum of 125°C. That is, as an estimate, T_A (ambient temperature) plus device power consumption times θ_{JA} should not exceed 125°C.

Assuming the conditions in the [Power Considerations](#) section and operating at an ambient temperature of 70°C with all outputs loaded, here is an estimate of the LMK00725 junction temperature:

$$T_J = T_A + P_{\text{Total}} \times \theta_{JA} = 70^\circ\text{C} + 343 \text{ mW} \times 107.2^\circ\text{C/W} = 70^\circ\text{C} + 37^\circ\text{C} = 107^\circ\text{C} \quad (8)$$

Here are some recommendations for improving heat flow away from the die:

- Use multi-layer boards
- Specify a higher copper thickness for the board
- Increase the number of vias from the top level ground plane under and around the device to internal layers and to the bottom layer with as much copper area flow on each level as possible
- Apply air flow
- Leave unused outputs floating

Power-Supply Filtering

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter or phase noise is critical to applications.

Use of filter capacitors eliminates the low-frequency noise from power supply, where the bypass capacitors provide the very low-impedance path for high-frequency noise and guard the power-supply system against induced fluctuations. The bypass capacitors also provide instantaneous current surges as required by the device, and should have low ESR. To use the bypass capacitors properly, place them very close to the power supply pins and lay out traces with short loops to minimize inductance. TI recommends adding as many high-frequency bypass capacitors (such as 0.1- μ F, for example) as there are supply pins in the package. It is recommended, but not required, to insert a ferrite bead between the board power supply and the chip power supply to isolate the high-frequency switching noises generated by the clock driver, thereby preventing them from leaking into the board supply. Choosing an appropriate ferrite bead with very low DC resistance is important, because it is imperative to provide adequate isolation between the board supply and the chip supply. It is also imperative to maintain a voltage at the supply pins that is greater than the minimum voltage required for proper operation.




Figure 27. Power-Supply Decoupling

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

This Revision History highlights the technical changes made to the SNAS625 document to make it a SNAS625A Revision.

Table 4. LMK00725 Revisions

SEE	ADDITIONS/MODIFICATIONS/DELETIONS
FEATURES	Deleted Item from Features Section.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMK00725PW	ACTIVE	TSSOP	PW	20	73	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMK00725	Samples
LMK00725PWR	ACTIVE	TSSOP	PW	20	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMK00725	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK00725PWR	TSSOP	PW	20	2500	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK00725PWR	TSSOP	PW	20	2500	356.0	356.0	35.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LMK00725PW	PW	TSSOP	20	73	495	8	2514.6	4.06

PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220206/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220206/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated